We are IntechOpen, the world’s leading publisher of Open Access books
Built by scientists, for scientists

4,200
Open access books available

116,000
International authors and editors

125M
Downloads

154
Countries delivered to

TOP 1%
Our authors are among the
most cited scientists

12.2%
Contributors from top 500 universities

WEB OF SCIENCE™
Selection of our books indexed in the Book Citation Index
in Web of Science™ Core Collection (BKCI)

Interested in publishing with us?
Contact book.department@intechopen.com

Numbers displayed above are based on latest data collected.
For more information visit www.intechopen.com
A Low Noise Low Power OTA with Adjustable Gain PID Feedback Network for EEG SoC Arrays

Robson Moreno, Tales Pimenta, Paulo Crepaldi, Odilon Dutra, Gustavo Della Colletta and Leonardo Zoccal

Additional information is available at the end of the chapter

http://dx.doi.org/10.5772/45754

1. Introduction

Standard electroencephalogram (EEG) exams are subject to noises and interferences that may mask or corrupt signals and may cause a wrong medical evaluation. The noise from the environment is more relevant for discrete topologies, in which the components are placed far apart from other. That problem is more relevant on the neurological amplifiers, where the signals are in the range of tens of microvolts. Thus, the use of integrated circuits for the neurological signal amplification is essential to reduce that interference.

Additionally, cables used to connect the electrodes placed on the scalp and the amplifiers are also susceptible to interferences since they work as antennas, thus capturing all kind of environmental noises. Therefore the cables should be as short as possible, or even removed to be immune to the environmental interferences.

This chapter presents a circuit topology of a neurological amplifier to be placed directly on top of the electrodes. The proposed implementation offers better tradeoff among power \( x \) area \( x \) input referred noise than previously works [1] and offers a bandwidth even wider than necessary to accommodate EEG signals, thus providing a tool for further neurological studies.

Other works [2] present better noise efficiency factor (NEF) but at the expense of more complex source-degenerated current mirrors architecture, which makes them more susceptible to process variations.

The main circuit is comprised of a standard folded Cascode operational transconductance amplifier (OTA) and a fully integrated proportional, integral and derivative (PID) feedback network composed by a pMOS pseudo-resistor [3] and small integrated capacitors. The amplification can be adjustable over 5 different discrete values for better fitting the neural amplification to the analog to digital conversion (ADC) stage.
The amplifier topology was validated for ON 0.5 µm under the MOSIS program. Post layout simulations reveal the amplifier can provide a gain ranging from 34.32 dB to 43.63 dB, and the whole chip dissipates just 26 µW. The input referred noise is as low as other similar works [1] while requiring a smaller bias current. The circuit takes an area of just 0.134 mm².

2. EEG basic concepts and characteristics

EEG signals have particular characteristics that demand specific instruments to process them properly. The most important and specific characteristic of EEG signals is its small amplitude when measured by devices placed on the patient’s scalp. According to the medical literature [4, 5], EEG signals’ amplitude vary typically from 5 to 10 µV to 500 µV within a bandwidth of about tens of miliHertz to 100 Hertz. They may present spikes of comparatively high amplitudes at very low frequencies, denoted local field potentials (LFP) that can achieve 1 V to 2 V [6].

Additionally, the EEG signals may suffer variations due to age, as shown in Table 1.

<table>
<thead>
<tr>
<th>Rhythm</th>
<th>DELTA</th>
<th>THETA</th>
<th>ALPHA</th>
<th>BETA</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency Component</td>
<td>&lt; 4 Hz</td>
<td>4 to 7 Hz</td>
<td>8 to 13 Hz</td>
<td>&gt; 13 Hz</td>
</tr>
<tr>
<td>Amplitude</td>
<td>100 µV</td>
<td>Child: 20 µV</td>
<td>Baby: 20 µV</td>
<td>10 to 20 µV</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Adult: 10 µV</td>
<td>Child: 75 µV</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Adult: 50 µV</td>
<td></td>
</tr>
<tr>
<td>Main Scalp Area</td>
<td>Front</td>
<td>Temporal</td>
<td>Occipital</td>
<td>Front</td>
</tr>
<tr>
<td>Human Condition</td>
<td>Deep Sleep</td>
<td>Sleepy</td>
<td>Relaxed Closed Eyes</td>
<td>Relaxed Opened Eyes</td>
</tr>
</tbody>
</table>

Table 1. EEG Amplitudes Variations.

Those particularities suggest that the acquiring system should be able to provide adjustable gain, so that the physician could adjust the gain in order to obtain the best signal resolution.

Another important fact to consider is acquiring process itself. The acquiring devices may disturb and add others characteristics to the signal, that must be treated correctly by the measurement system, which is performed in this case by the EEG SoC array system.

For instance, the electrodes usually add 1 V_{DC} to 2 V_{DC} offset that must be eliminated. Figure 1 shows the most typical electrodes used on acquiring EEG signals.

![Figure 1. Example of Electroencephalogram Electrodes.](image-url)
Therefore the acquiring system must be capable of acquiring the data correctly, by taking into account the signal singularities and avoiding disturbing the measured signal.

The description of the measuring system and the design of the neural amplifier will be presented in the next sections.

3. System architecture

This chapter describes the design of a neural amplifier to be used as part of an EEG acquisition system, denoted by EEG system on chip (SoC) array.

As per EEG signal characteristics, it is necessary at least 22 acquisition elements to obtain enough data to properly perform an EEG neurological exam. Figure 2 shows the system architecture.

![Figure 2. EEG Acquisition System Architecture.](image)

Each acquiring element of the system is composed by an electrode, a neural amplifier (which is the focus of this work) and an analog to digital converter (ADC). If the amplification and AD conversion is placed on top of the electrode, the signal will be acquired, amplified and converted to digital almost at the same spot, and thus the previously related interferences may be deeply eliminated.

The digital converted signal from each electrode is multiplexed, serialized and then transmitted to the computer.

Figure 3 shows an example of physical implementation, where each small white spot on the blue cap represents an EEG SoC element. The output lines of the EEG SoC elements are input into a single element that multiplexes and transmits the data. The transmission can be performed by fiber optics, wire or even by any wireless procedure.
4. Neural amplifier

The whole amplifier should provide low input referred noise and low power in order to meet the requirements of a neural amplifier for extended EEG applications. Figure 4 shows the basic circuit topology that will be detailed in the next sections.

![Proposed Neural Amplifier](image)

Figure 4. Proposed Neural Amplifier.

It also needs to provide an active band pass filter, allowing that signals in very low frequencies (hundreds of miliHertz) up to the proposed 1500 Hertz pass through while being amplified. That is achieved with the PID feedback network, comprised by the OTA, decoupling capacitors, nMOS switches, pseudo-resistors and integration capacitors, that will be described on the next sections.
The achieved Neural Amplifier closed loop frequency response can be seen in Figure 5. Low and high-cut-off frequencies, as well as gains and input referred noise for each gain option are also compiled in Table 2.

![Neural Amplifier’s Frequency Response](image)

**Figure 5.** Neural Amplifier’s Frequency Response.

<table>
<thead>
<tr>
<th>Register</th>
<th>Am (Designed) [dB]</th>
<th>Am (Simulated) [dB]</th>
<th>Low-CutOff [mHz]</th>
<th>High-CutOff [kHz]</th>
<th>Noise @ 1.5[kHz] [µVrms]</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>43.52</td>
<td>43.63</td>
<td>175,6000</td>
<td>1.3350</td>
<td>2.4490</td>
</tr>
<tr>
<td>0001</td>
<td>41.94</td>
<td>41.75</td>
<td>150,7000</td>
<td>1.6435</td>
<td>2.2977</td>
</tr>
<tr>
<td>0011</td>
<td>40.00</td>
<td>40.22</td>
<td>116,9000</td>
<td>1.9600</td>
<td>2.1980</td>
</tr>
<tr>
<td>0111</td>
<td>37.50</td>
<td>37.80</td>
<td>88,2000</td>
<td>2.5643</td>
<td>2.0080</td>
</tr>
<tr>
<td>1111</td>
<td>33.98</td>
<td>34.32</td>
<td>55,5750</td>
<td>3.1000</td>
<td>1.9980</td>
</tr>
</tbody>
</table>

**Table 2.** Gains and Respective Input Referred Noise for Proposed Neural AMplifier.
4.1. PID feedback network with adjustable gain

The feedback network implements a band pass filter while controlling the gain, which can range approximately from 34.3 dB to 43.6 dB as shown in Figure 5. The variable gain is necessary to best fit the signal to the ADC stage, thus avoiding loss of resolution or signal saturation, while keeping the signal as reliable as possible. It also could mean an ADC of fewer bits, and consequently operating at lower frequencies, thus meaning even lower power dissipation. The inputs ControlReg come from digital registers that can be set by the software controlled by a physician, and the values are either $V_{DD}$ or $V_{SS}$ (in this case, $+1.8V$ or $-1.8V$, respectively).

The 4 ControlReg options allow 16 different gain combinations. However, due to capacitor integration concerns, to be presented in the next section, some combinations are not feasible. Therefore Table 2 presents only 5 different combination gains.

The highest gain is achieved with all ControlReg registers set as 0, in other words, just $C_2$ is connected to the network. The lower gain is implemented with all ControlReg registers set to 1, where $C_2$ and all integration capacitors $C_{2aX}$ are connected, as show in Table 2. Any other combination of ControlRegs implements a gain within the range of 43.52 dB to 33.98 dB.

The neural amplifier topology could be modified to reduce the number of gain steps by reducing the number of ControlReg lines, such as 2 or 3 lines.

The midband gain is given by (1):

$$A_M = \frac{C_1}{C_2 + \sum C_{2aX}} \quad (1)$$

where $C_{2aX}$ stands for each integration capacitor connected to the feedback network (controlled by its respective ControlReg switch, with $X$ ranging from 0 to 3. $C_1$, $C_2$ and $C_{2aX}$ are shown in Figure 4.

The bandwidth, for $C_1$ and $C_L \gg C_2 + \sum C_{2aX}$ is given approximately by (2):

$$BW = \frac{g_m}{A_M C_L} \quad (2)$$

where $g_m$ is the OTA transconductance, $A_M$ is the midband gain, $BW$ is the bandwidth and $C_L$ is the load capacitance [1].

4.1.1. Integration capacitors

Integration capacitors $C_2$, $C_{2a0}$, $C_{2a1}$, $C_{2a2}$ and $C_{2a3}$ were taken as 139, 34.8, 34.8, 69.5 and 139 fF, respectively. They were implemented using a matched capacitor matrix [7], as shown in Figure 6, to decrease process variations that could disturb the gain and bandwidth, since it is essential to keep them as accurately as possible. Each individual capacitor provides 34.76 fF. They have equal wide and length dimensions, of 6.6 $\mu$m. By connecting groups of capacitors, it is possible to obtain multiple values.

Capacitor $C_1$ was sized 18 pF and $C_L$ is equal to 15 pF, and the received the same layout care as the integration capacitors. A guard ring made of dummy capacitors surrounds the matrix of capacitors to protect it against incoming noises.
4.1.2. pMOS pseudo-resistor

The pseudo-resistor presented in Figure 4 is actually composed of 6 diode connected pMOS transistors, as shown in Figure 7. In this topology each transistor was sized 4 $\mu$m x 4 $\mu$m. As described in [3], under positive $V_{GS}$, the parasitic source-well-drain pnp bipolar junction transistor (BJT) is activated, making the devices to act as junction BJT diode, thus providing the resistivity behavior indicated in Figure 8. It can be observed that for $V_{GS}$ close to 0 V the resistance decreases. It is not interesting to our application, since the low-frequency cutoff given by (3) increases for lower values of resistance.

The cutoff should be as close to zero as possible but at the same time, it should block the DC signals, so that the offset generated by electrodes can be eliminated in order to avoid biasing problems on the OTA differential pair. Therefore the OTA was designed to provide approximately 90 mV of systematic offset to achieve the low cutoff frequency required by the EEG applications, hence keeping capacitance $C_2$ low. It reduces the need of large area to build large integration capacitances, since the pseudo-resistor provides resistance on the order of $10^9$ Ohms for this range of $V_{GS}$. It was chosen the dimension of 4 $\mu$m x 4 $\mu$m for the capacitors to avoid any short channel effects on the feedback network, which could cause unexpected behaviors.
4.1.3. Parasitic insensitive nMOS switch

In order to switch the integrator capacitors of the PID network it was used a topology of nMOS transmission switches [8], as shown in Figure 9. That topology is essential since it substantially minimizes the effects of parasitic on the switching transistors.

The circuit works switching the integrator capacitor placed between $C_{2aX-IN}$ and $C_{2aX-OUT}$, as indicated in Figure 9. The switched capacitors correspond to each capacitor $C_{2a0}$ to $C_{2a3}$ in Figure 4. As the control register goes high ($V_{DD}$) the signal $V_{Control}$ biases directly transistors $M_1$ and $M_2$, and the switching capacitor is placed on the OTA feedback network while transistors $M_3$ and $M_4$ are kept off. Whenever the control register assumes low level ($V_{SS}$), $M_1$ and $M_2$ are turned off and $M_3$ and $M_4$ are turned on, taking potential GND to the sources.
of $M_1$ and $M_2$, thus decreasing the effects of parasitic when the feedback branch is not on. All transistors were sized $4 \mu m \times 2 \mu m$.

Figure 10 shows the schematic of the OTA used for the neural signal amplification that can be used in a wide range of applications [1].

### 4.2. OTA design

![Figure 10. OTA Design.](image)

The bias current $I_{Bias}$ was set to $3 \mu A$, so that $M_1$ to $M_8$ drain currents are $1.5 \mu A$ and total bias drained current is $6 \mu A$.

It was calculated the region of operation for each transistor by calculating the moderate inversion characteristic current $I_S$ [9] using equation (4):

$$I_S = \frac{2 \mu C_{OX} U_T^2}{\kappa} \frac{W}{L}$$

(4)

where $U_T$ is the thermal voltage $\frac{kT}{q}$, and $\kappa$ is the subthreshold gate coupling coefficient which is equivalent to $1/n$ where $n$ denotes the reciprocal of the change in surface potential $\psi_{sa}$ for a change in gate-to-body voltage $V_{GB}$ [1, 9, 10].
Next it was calculated the inversion coefficient, which is given by the transistor drain current divided by moderate inversion characteristic current \[1\], as (5):

\[ IC = \frac{I_D}{I_S} \]  

(5)

An \( IC > 10 \) means the device operates in strong inversion. In case \( IC < 0.1 \), it operates in weak inversion. Any \( IC \) between those limits means the device is operating in moderate inversion.

In this work, the transconductance \( g_m \) of those devices operating in weak and moderate inversion have been modeled by using the EKV model \[11\], as given by (6):

\[ g_m = \kappa \frac{I_D}{U_T} \left( \frac{2}{1 + \sqrt{1 + 4IC}} \right) \]  

(6)

The strong inversion device modeling is given by (7):

\[ g_m = \sqrt{2I_D \mu C_{OX} \frac{W}{L}} \]  

(7)

Table 3 summarizes the main data of each device, including its operation region. Devices grouped in the same row in Table 3 have the same size and hence the same region of operation, and same transconductance \( g_m \). For simplicity their \( g_m \) will be generalized to the first index device (i.e. \( g_m3 \) equals to \( g_m4, g_m5 \) and \( g_m6 \)).

<table>
<thead>
<tr>
<th>Devices</th>
<th>( V_{GS} ) [V]</th>
<th>( V_{overdrive} ) [V]</th>
<th>IC</th>
<th>W/L</th>
<th>( I_D ) [\mu A]</th>
</tr>
</thead>
<tbody>
<tr>
<td>( M_1, M_2 )</td>
<td>0.9033</td>
<td>0.0160</td>
<td>0.053</td>
<td>900 / 2</td>
<td>1,500</td>
</tr>
<tr>
<td>( M_3, M_4, M_5, M_6 )</td>
<td>1.3293</td>
<td>0.4702</td>
<td>43.387</td>
<td>10 / 40</td>
<td>1,500</td>
</tr>
<tr>
<td>( M_7, M_8 )</td>
<td>1.5788</td>
<td>0.7197</td>
<td>99,008</td>
<td>6 / 25</td>
<td>1,500</td>
</tr>
<tr>
<td>( M_9, M_{10} )</td>
<td>1.6015</td>
<td>0.7142</td>
<td>105,609</td>
<td>9 / 20</td>
<td>3,000</td>
</tr>
<tr>
<td>( M_{cascN} )</td>
<td>0.9948</td>
<td>0.1357</td>
<td>3,616</td>
<td>12 / 4</td>
<td>1,500</td>
</tr>
<tr>
<td>( M_{cascP} )</td>
<td>1.2945</td>
<td>0.4072</td>
<td>34,323</td>
<td>4.5 / 6.5</td>
<td>1,500</td>
</tr>
</tbody>
</table>

Table 3. OTA’s Design Calculated Values

As shown by \[1\], the input referred thermal noise power for that adopted OTA topology is given by (8):

\[ \frac{\nu_m^2}{3} = \left[ \frac{16kT}{\frac{3}{8}m_1} \left( 1 + 2 \frac{m_3}{m_1} + \frac{m_7}{m_1} \right) \right] \Delta f [V^2] \]  

(8)

It can be observed that in order to minimize the noise, it is necessary to increase \( m_1 \) and decrease \( m_3 \) and \( m_7 \). By proper sizing the differential pair, as shown in Figure 10, it can be guaranteed weak inversion operation. It sets high \( m_1 \) whereas \( m_3 \) and \( m_7 \) are placed into strong inversion, which decreases their \( m \). Several simulations were conducted to minimize this ratio in order to minimize noise, while keeping the stability of the OTA. By considering the transistors geometry designed and a load capacitance \( C_L \) of 15 pF, the OTA provided a 63 degrees phase margin, as shown in Figure 11.

In order to decrease the flicker noise \( 1/f \), which is always a constraint for low frequency applications, it was used a differential pair composed of pMOS transistors, which provide typically, one to two magnitude orders lower than in nMOS devices [9, 12]. The flicker noise
is inversely proportional to gate area, so the devices were made as large as possible while keeping it reasonable. The amplifier input referred noise can be related to the OTA input referred-noise [1] by (9):

\[ v_{n,\text{amp}}^2 = \left( \frac{C_1 + C_2 + C_{in}}{C_1} \right) \cdot v_{n,1}^2 [V^2] \]  

(9)

where \( C_1 \) and \( C_2 \) are indicated in Figure 4 and again \( C_2 \) means the sum of integration capacitors connected to the PID feedback network.

Since \( C_{in} \) contributes to a capacitive divider that attenuates the input signal, any increase in \( C_{in} \) also increases the input referred noise of the whole amplifier.

### 4.2.1. Stability criterion

As described in the previous section, the design of the OTA prioritizes the minimum amount of noise generated by increasing the transconductance of the differential pair (denoted by \( g_{m1} \)) whereas decreasing the transconductance of the current mirrors devices (denoted by \( g_{m3} \) and \( g_{m7} \)). However it can not be done indefinitely due to the risk of losing stability.

For the OTA architecture, the stability criterion is defined as:

\[ \frac{g_{m1}}{C_L} \ll \frac{g_{m3}}{C_3} \text{ and } \frac{g_{m7}}{C_7} \]  

(10)

where \( C_3 \) means the capacitance seen by the gate of \( M_3 \), \( C_7 \) means the capacitance seen by the gate of \( M_7 \), \( C_L \) is the load capacitance, \( \frac{g_{m1}}{C_L} \) denotes the main pole and \( \frac{g_{m3}}{C_3} \) and \( \frac{g_{m7}}{C_7} \) are secondary poles.

As seen in Figure 11, the OTA was designed to have about 63 degrees of phase margin, ensuring system stability.

### 4.3. Noise Efficiency Factor - NEF

The NEF is one of the most important benchmark for this kind of application. The noise should be minimized while keeping a low power consumption budget. The NEF [11] is given by (11):

\[ \text{NEF} = V_{n,\text{rms}} \cdot \sqrt{\frac{2 \cdot I_{\text{Total}}}{\pi \cdot U_T \cdot 4kT \cdot BW}} \]  

(11)

where \( V_{n,\text{rms}} \) is the input-referred noise rms voltage, \( I_{\text{Total}} \) is the total consumed current and \( BW \) is the bandwidth, in Hertz.

For better understanding the NEF, it is made a comparison with a bipolar transistor, which is considered not having flicker noise. The NEF of a bipolar transistor is said to be equal 1. All real circuits, although, have a NEF higher than 1.

By replacing (11) for (8), which express the thermal noise for the OTA topology, integrating for the entire bandwidth \( BW \), and assuming \( g_{m3} \approx g_{m7} \ll g_{m1} \) (totally reasonable), then by looking at Table 3, (11) becomes:
where $I_{D1}$ is the drain current through $M_1$ or $M_2$, which is easy to see that it is $\frac{1}{4}$ of $I_{Total}$. Therefore, it can be concluded that for minimizing NEF, the relative transconductance $g_m$ of the pMOS transistor of the differential pair must be increased. Hence, those devices were sized in such a way to guarantee the operation in saturation - weak inversion since, in that region of operation, the relative transconductance reaches its maximum value of $\frac{\kappa}{U_T}$, as in [1].

Using a more accurate model of thermal noise for the saturation - weak inversion region of operation, as presented in [9], the NEF becomes:

$$NEF = \sqrt{\frac{4}{\kappa U_T \cdot g_{m1}}}$$

Finally, assuming a value of $\kappa$ of approximately 0.7, which was calculated for this technology, the NEF can be reduced to (14):

$$NEF = \sqrt{\frac{4}{\kappa^2}} \approx 2.9$$

That value of 2.9 can be considered the theoretical limit of NEF for the design using ON 0.5 µm technology.
5. Proposed layouts

Figure 12 shows a proposed layout for the OTA. The differential pair devices are designed as 20 parallel devices each one, helping to decrease even more the noise. They are shown at the bottom part. Current mirrors and Cascode devices are placed on the top.

Figure 12. OTA Proposed Layout.
Figure 13 shows the proposed implementation of the entire neural amplifier. Decoupling capacitors $C_1$ are implemented aside of the differential pair inputs. All active areas were shielded with a grounded Metal 3 layer. Capacitors $C_2$, pseudo-resistors and nMOS switches are implemented at the top part.

Figure 13. Neural Amplifier Proposed Layout.

6. Future research

By going through the process of designing this neural amplifier, it was realized the need of, basically:

- The neural amplifier must be fabricated and validated;
- Other technologies and diffusion characteristics could be used to evaluate any noise increase;
- Add the sample & hold circuit as well as an ADC;
- Integrate all elements on chip (neural amplifier, sample & hold and ADC);
- Conduct the analysis of disturbances in the analog signal due to noises generated by the digital converter.
7. Conclusion

This chapter described the implementation of a neural amplifier in ON 0.5 μm technology. It consumes only 26 μW on a ± 1.8 V power supply. It is comprised of a fully integrated PID feedback network formed by pMOS pseudo-resistors, non-sensitive nMOS switches and a matrix of matched integration capacitors, capable of amplifying neurological signals on a 1.5 kHz bandwidth.

It also offers the option of choosing the gain among five different discrete values, varying from 43.52 dB to 33.98 db, as described on Table 2. The option of gain controlling is essential. It could mean lesser bits on the ADC converter, so that it could work under lower frequency and consequently dissipating lower power.

The input signal can vary from few μVpp to approximately 10 mVpp with total harmonic distortion (THD) lower than 1%, and therefore the amplitude range is much wider than necessary for EEG signals.

The neural amplifier can be part of a fully integrated system on chip (SoC) for a full EEG measurement device, capable of measuring signals in higher frequencies than in standard EEG signals bandwidth. This complete system, an EEG SoC Multichannel Array would also contemplate a sample and hold structure, an ADC converter and a multiplexer for gathering and transmitting the data.

This chapter also presented a compilation of the benchmarks obtained for the neural amplifier, presented in Table 4 along with a comparison to the main references. Since the references, as

<table>
<thead>
<tr>
<th>Technology</th>
<th>Power Supply Voltage</th>
<th>Biasing Current</th>
<th>Gain</th>
<th>Low Cutoff Frequency (40 [dB])</th>
<th>High Cutoff Frequency (40 [dB])</th>
<th>Input Referred Noise</th>
<th>NEF</th>
<th>THD (&lt; 12.8 mVpp)</th>
<th>Dynamic Range (1% THD)</th>
<th>CMRR ≤ 5[kHz] (&gt; than)</th>
<th>Slew Rate Rise/Fall</th>
<th>Settling Time Rise/Fall</th>
<th>PSRR ≤ 5[kHz] (&gt; than)</th>
<th>CrossTalk</th>
<th>Area</th>
<th>Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unity [1]</td>
<td>Simulated</td>
<td>Simulated</td>
<td>Measured</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ON 0.5 μm</td>
<td>± V</td>
<td>μA</td>
<td>dB</td>
<td>mHz</td>
<td>kHz</td>
<td>μVrms</td>
<td>%</td>
<td>dB</td>
<td>dB</td>
<td>V</td>
<td>100 / 200</td>
<td>60 / 15</td>
<td>75,12</td>
<td>dB</td>
<td>0,134</td>
<td>26</td>
</tr>
<tr>
<td>Standard 1.5 μm</td>
<td>1,8</td>
<td>6</td>
<td>40,22</td>
<td>116,9</td>
<td>1,96</td>
<td>2,1980</td>
<td>4,55</td>
<td>&lt; 1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-9</td>
<td>0,16</td>
<td>80</td>
</tr>
</tbody>
</table>

Table 4. Results and Comparison
in [1] did not offer gain control, all benchmarks were calculated taking the 40 dB gain as reference, in order to present similar circumstances.

Acknowledgments
This work was supported by CAPES, CNPq, MEC and FAPEMIG.

Author details
Robson Moreno, Tales Pimenta, Paulo Crepaldi, Odilon Dutra, Gustavo Della Colletta and Leonardo Zoccal
Federal University of Itajuba, Brazil

8. References