We are IntechOpen, the world’s leading publisher of Open Access books
Built by scientists, for scientists

4,000
Open access books available

116,000
International authors and editors

120M
Downloads

154
Countries delivered to

TOP 1%
Our authors are among the most cited scientists

12.2%
Contributors from top 500 universities

WEB OF SCIENCE™
Selection of our books indexed in the Book Citation Index in Web of Science™ Core Collection (BKCI)

Interested in publishing with us?
Contact book.department@intechopen.com

Numbers displayed above are based on latest data collected. For more information visit www.intechopen.com
The Evolution of Theory on Drain Current Saturation Mechanism of MOSFETs from the Early Days to the Present Day

Peizhen Yang¹, W.S. Lau¹, Seow Wei Lai², V.L. Lo², S.Y. Siah² and L. Chan²

¹Nanyang Technological University,
²Chartered Semiconductor Manufacturing
Singapore

1. Introduction

Metal-oxide-semiconductor (MOS) digital logic is based on the enhancement-mode MOS transistors. During the past 40 years, the gate length of Si-based MOS transistors has been scaled down from about 10 μm to below 0.1 μm (100 nm). Currently, MOS transistors fabricated by 45 nm CMOS technology are readily available from various silicon foundries. Moreover, Taiwan Semiconductor Manufacturing Company (TSMC) has successfully developed 28 nm CMOS technology using the conventional silicon oxynitride as the gate insulator with polysilicon gate (Wu et al., 2009). IBM has demonstrated the use of high-K dielectric as the gate insulator with metal gate for their sub-22 nm CMOS technology (Choi et al., 2009). SEMATECH has developed their 16 nm CMOS technology using high-K/metal gate (Huang et al., 2009). Furthermore, several research groups have already reported on the development of 10 nm planar bulk MOS transistors (Wakabayashi et al., 2004; Wakabayashi et al., 2006; Kawaura et al., 2000). It has been reported using a hypothetical double-gate MOS transistor that a direct source-drain (S/D) tunneling sets an ultimate scaling limit for transistor with gate length below 10 nm (Jing & Lundstrom, 2002). Aggressive scaling brings about significant improvement in the integration level of Si-based MOS logic circuits. In addition, it also improves the switching speed because the drain current is increased when a smaller gate length and a smaller effective gate dielectric thickness are used. According to the conventional MOS transistor theory based on the constant electron mobility, the linear drain current (i.e. drain current at low drain voltage) will increase with the reduction of the gate length. Based on the classical concept of velocity saturation, the saturation drain current (i.e. drain current at low drain voltage) will not increase when the gate length is decreased. This theory is obviously contradictory to the experimental observation. Experimentally, we observe that the linear drain current and the saturation drain current are increased when the gate length is reduced. Hence, there is a need to investigate the drain current saturation mechanism in the nanoscale MOS transistors. First and foremost, we need to know the type of electrical conduction between the source and drain (S/D) regions for the state-of-the-art MOS transistors (L ≥ 32 nm). Fig. 1 shows the various types of electrical conduction between the source and the drain of a n-channel MOS (NMOS) transistor (i) thermionic emission, (ii) thermally assisted S/D tunneling and (iii) direct S/D tunneling...
In the thermionic emission, carriers are thermally excited in the source, and then they go over the potential barrier beneath the gate. In the thermally-assisted S/D tunneling, carriers are thermally excited in the source, and then they tunnel slightly beneath the top of the potential barrier. Both thermionic emission and thermally-assisted S/D tunneling have strong temperature dependence. In contrast, the direct S/D tunneling does not need any thermal excitation and thus it has a weak dependence on temperature. Since the tunneling probability increases exponentially with decreasing potential barrier width, a decrease in the gate length will significantly increase the direct S/D tunneling and thus increase the subthreshold current (Kawaura & Baba, 2003). Fortunately, the tunneling current will only exceed the thermal current and degrade the subthreshold slope when the gate length is less than 5 nm (experimentally 4 nm and theoretically 6 nm) (Kawaura et al., 2000). Therefore, we only need to be concerned with thermionic emission between the source and the drain for the state-of-the-art MOS transistors ($L \geq 32$ nm). This chapter will discuss the evolution of theory on drain current saturation mechanism of MOS transistors from the early days to the present day. Section 2 will give an overview of the classical drain current equations that involve the concepts of velocity saturation and pinchoff. Section 3 will address the ambiguity involving the occurrence of velocity saturation and the presence of velocity overshoot in the nanoscale transistors. Section 4 will discuss the newer drain current transport concepts such as ballistic transport and quasi-ballistic transport. Section 5 will discuss the physics behind the apparent velocity saturation observed during transistor scaling and how it differs from the classical concept of velocity saturation within a transistor. Finally, Section 6 will discuss the actual mechanism behind the drain current saturation in nanoscale transistors.

Fig. 1. Various types of electrical conduction between the source and the drain of a NMOS transistor (i) thermionic emission, (ii) thermally assisted S/D tunneling and (iii) direct S/D tunneling. Note that $E_F$ refers to the Fermi level. $E_c$ refers to the conduction band edge.

2. Classical drain current equations for MOS transistors

For long-channel MOS transistors ($L = 10 \mu m$), the drain current saturation is related to pinchoff (Hofstein & Heiman, 1963). A qualitative discussion of MOS transistor operation is useful, with the help of Fig.2. For NMOS transistor, a positive gate voltage ($V_{GS}$) will cause inversion at the Si/SiO$_2$ interface. When the drain voltage ($V_{DS}$) is small, the channel acts as a resistor and the drain current ($I_{ds}$) is proportional to $V_{DS}$ (see Fig.3). This is known as the linear operation of the MOS transistor. The equation of the linear drain current is given by (Sah, 1991, b),
The Evolution of Theory on Drain Current Saturation Mechanism of MOSFETs from the Early Days to the Present Day

\[ I_{ds} = \frac{\mu_{\text{eff}} W C_{\text{ox}}}{L_{\text{eff}}} \left[ (V_{GS} - V_{\text{th}}) V_{DS} - 0.5 V_{DS}^2 \right] \]  

(1)

where \( \mu_{\text{eff}} \) is the low-field mobility, \( W \) is gate width, \( L_{\text{eff}} \) is the effective channel length, \( C_{\text{ox}} \) is the gate oxide capacitance per unit area, \( V_{\text{th}} \) is the threshold voltage.

By taking the partial derivative of equation (1) with respect to \( V_{DS} \), the expression for the drain conductance \( (g_d) \) is as follows,

\[ g_d = \frac{\partial I_{DS}}{\partial V_{DS}} = \frac{\mu_{\text{eff}} W C_{\text{ox}}}{L_{\text{eff}}} (V_{GS} - V_{\text{th}} - V_{DS}) \]  

(2)

Note that \( g_d \) decreases linearly with increasing \( V_{DS} \). At \( V_{DS} = V_{GS} - V_{\text{th}} \), \( g_d \) becomes zero and thus \( V_{DS} \) loses its influence on the number of electrons that can be injected by the source. This is because the depletion layer at the drain prevents the drain electric field from pulling out more electrons from source into the channel. Since \( V_{GS} \) can decrease the potential barrier of the source-to-channel pn junction, \( I_{ds} \) can be increased by using a bigger \( Q_{\text{GS}} \). Pinchoff point occurs when the electron density in the channel dropped to around zero. The current-saturation drain voltage \( (V_{\text{Dsat}}) \) is given by,

\[ V_{\text{Dsat}} = V_{GS} - V_{\text{th,sat}} \]  

(3)

where \( V_{\text{th,sat}} \) is the saturation threshold voltage.

The saturation drain current \( (I_{ds}) \) is then given by (Sah,1991,b),

\[ I_{ds} = \frac{\mu_{\text{eff}} W C_{\text{ox}}}{2L_{\text{eff}}} (V_{GS} - V_{\text{th}})^2 \]  

(4)

However, the constancy of \( I_{ds} \) at high \( V_{DS} \) is not maintained in the short-channel MOS transistors because the additional \( V_{DS} \) beyond \( (V_{GS} - V_{\text{th}}) \) will cause the pinchoff point to move slightly towards the source in order to deplete more electrons. This slight reduction in \( L_{\text{eff}} \) can be considered negligible for the long channel transistors but it becomes significant for the short channel transistors and thus results in a small \( g_d \) when \( V_{DS} \geq V_{GS} - V_{\text{th}} \).

Fig. 2. NMOS transistor operating in (a) the linear mode, (b) the onset of saturation, and (c) beyond saturation where the effective channel length \( (L_{\text{eff}}) \) is reduced. \( V_{\text{th,lin}} \) and \( V_{\text{th,sat}} \) are the linear threshold voltage and the saturation threshold voltage, respectively. \( Q_{\text{inv}} \) is the inversion charge.
Fig. 3. Experimental $I_{ds}$ versus $V_{DS}$ characteristics of the NMOS transistor with physical gate oxide thickness of 300 Å (a) $L = 10 \mu m$, $W = 10 \mu m$, (b) $L = 3 \mu m$, $W = 10 \mu m$.

For short-channel MOS transistors ($L < 1 \mu m$), (Taur et al., 1993) proposed that the drain current saturation, which occurs at $V_{DS}$ smaller than the long-channel current-saturation drain voltage ($V_{DSat} = V_{GS} - V_{th,sat}$), is caused by velocity saturation. From Fig. 4, when the lateral electric field ($E_{lateral}$) is small (i.e. $V_{DS}$ is low), the drift velocity ($v_{drift}$) is proportional to $E_{lateral}$ with $\mu_{eff}$ as the proportionality constant. When $E_{lateral}$ is further increased to the critical electric field ($E_{critical}$) that is around $10^4$ V/cm, $v_{drift}$ approaches a constant known as the saturation velocity ($v_{sat}$) (Thornber, 1980). Based on the time-of-flight measurement, at temperature of 300 K, $v_{sat}$ for electrons in silicon is $10^7$ cm/s while $v_{sat}$ for holes in silicon is $6 \times 10^6$ cm/s (Norris & Gibbons, 1967).

$$I_{ds} = v_{sat} WC_{ox} \left( V_{GS} - V_{th,sat} \right)$$

Fig. 4. Schematic diagram of the drift velocity ($v_{drift}$) as a function of the lateral electric field ($E_{lateral}$). Note that $E_{lateral} \approx V_{DS} / L_{eff}$.

According to the velocity saturation model, the equation of the saturation $I_{ds}$ for the nanoscale MOS transistor is given by (Taur & Ning, 1998, c),
In contrast with the theoretical predictions that $v_{sat}$ is independent of $\mu_{eff}$ (Thornber, 1980), the experimental data show that the carrier velocity in the nanoscale transistor and the low-field mobility are actually related (Khakifirooz & Antoniadis, 2006). This can be better understood as follows. The effects of strain on $\mu_{eff}$ can be investigated qualitatively in a simple way through Drude model, $\mu_{eff} = \frac{q\tau}{m^*}$ where $\tau$ is the momentum relaxation time, $m^*$ is the effective conductivity mass, and $q$ is the electron charge (Sun et al., 2007). For $<110>$ NMOS transistors that are fabricated on (100) Si substrate, there are four in-plane conduction band valleys (1, 2, 3, 4) and two out-of-plane conduction band valleys (5, 6), as shown in Fig. 5(a). The application of $<110>$ uniaxial tensile stress will remove the degeneracy of the conduction band valleys such that the out-of-plane valleys (5, 6) will have a lower electron energy state that the in-plane valleys (1, 2, 3, 4). Since electrons will preferentially occupy the lower electron energy state, there will be more electrons in valleys (5, 6) compared to valleys (1, 2, 3, 4) and thus the effective in-plane mass becomes smaller. Besides the strain-induced splitting of the conduction band valleys, the strain-induced warping of the out-of-plane valleys (5, 6) in (100) silicon plane also plays a part in the electron mobility enhancement. In the absence of mechanical stress, the energy surface of the out-of-plane valleys (5, 6) is “circle” shaped and the effective mass of valleys (5, 6) is $m_T$. When $<110>$ tensile stress is applied, the effective mass of valleys (5, 6) along the stress direction ($m_{T,//}$) is decreased but the effective mass of valleys (5, 6) that is perpendicular to the stress direction ($m_{T,\perp}$) is increased (Uchida et al., 2005). By taking into account the change in the effective mass of the out-of-plane valleys (5, 6) and the strain-induced conduction subband splitting, the low-field mobility enhancement of the bulk $<110>$ NMOS transistors under uniaxial $<110>$ tensile stress can be modeled (Uchida et al., 2005).

![Fig. 5. Effects of $<110>$ uniaxial tensile stress on the conduction band valleys of (100) silicon plane (a) Four in-plane valleys (1, 2, 3, 4) and two out-of-plane valleys (5,6), (b) Energy contours of the out-of-plane valleys (5, 6), which is modified from (Uchida et al., 2005). Note that $a_0$ is the unstrained silicon lattice constant. $k_x$, $k_y$ and $k_z$ are the wave vectors along $x$ direction, $y$ direction and $z$ direction, respectively. $m_{T,//}$ is the effective mass of valleys (5,6) along the stress direction, and $m_{T,\perp}$ is the effective mass of valleys (5,6) in the direction that is perpendicular to the stress direction. $m_T$ is the effective mass of valleys (5,6) in the absence of mechanical stress.](www.intechopen.com)
For <110> p-channel MOS (PMOS) transistors that are fabricated on (100) Si substrate, the lowest energy valence band edge has four in-plane wings (I1, I2, I3, I4) and eight out-of-plane wings (O1, O2, O3, O4). Fig. 6, which is modified from (Wang et al., 2006), shows the effects of mechanical stress on the iso-energy contours of the valence band edge. In the absence of mechanical stress, the innermost contours are “star” shaped. When uniaxial compressive stress is applied along <110> channel direction, the innermost contours become oval shaped. In addition, the spacing between the contours increases for I1 and I3 wings while decreases for I2 and I4 wings. This indicates the hole energy lowering of I1 and I3 wings, and the hole energy rise of I2 and I4 wings. Since holes will preferentially occupy the lower hole energy state, there will be a carrier repopulation from I2 and I4 wings to I1 and I3 wings. As the channel length is along the direction of I2 and I4 wings, the hole mobility of <110> PMOS transistor will be improved. On the other hand, the application of uniaxial tensile stress along <110> channel direction leads to the opposite conclusion. The carriers are redistributed from I1 and I3 wings to I2 and I4 wings, leading to a hole mobility degradation in <110> PMOS transistor.

Fig. 6. Iso-energy contours separated by 25 meV in (100) silicon substrate for valence band edge, modified from (Wang et al., 2006). (a) No mechanical stress, (b) Uniaxial compressive stress along <110> direction, (c) Uniaxial tensile stress along <110> direction. Note that \( a_0 \) is the unstrained silicon lattice constant. \( k_x \) and \( k_y \) are the wavevectors along \( x \) direction and \( y \) direction, respectively. The arrow indicates the direction of the mechanical stress.
In addition to the simulation results of the strain-induced variation to the conduction band edge and the valence band edge, the change in the effective carrier mass by mechanical stress can also be studied by piezoresistance measurements. Device-level piezoresistance measurements in the channel plane can be readily done. From Table I, which is modified from (Chiang et al., 2007), the piezoresistance coefficient along the channel direction \( \pi_L \) is negative for NMOS transistor and is positive for PMOS transistor. This indicates that uniaxial tensile stress will decrease the effective carrier mass along the channel direction \( m_x \) for NMOS transistor but will increase \( m_x \) for PMOS transistor. In the other words, \(<110> \) tensile stress will increase the electron mobility of \(<110> \) NMOS transistor while \(<110> \) compressive stress will increase the hole mobility of \(<110> \) PMOS transistor. Since the on-state current \( I_{on} \) enhancement is observed in the nanoscale transistors with the implementation of various strain engineering techniques (Yang et al., 2004; C-H. Chen et al., 2004; Yang et al., 2008; Wang et al., 2007), the carrier velocity in the nanoscale transistor must be related to the low-field mobility, and thus equation (5) needs to be modified so as to account for the strain-induced \( I_{on} \) enhancement.

Table I Device-level piezoresistance coefficients in the longitudinal direction \( \pi_L \), the tranverse direction \( \pi_T \), and the out-of-plane \( \pi_{out} \) direction for \(<110> \) channel MOS transistors that are fabricated on (100) Si substrate (Chiang et al., 2007). The units are in \( 10^{-11} \) m²/N. Note that “longitudinal” means parallel to the direction of channel length in the channel plane, “transverse” means perpendicular to the direction of channel length in the channel plane, and “out-of-plane” means in the direction of the normal to the channel plane.

<table>
<thead>
<tr>
<th></th>
<th>NMOS transistor</th>
<th>PMOS transistor</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \pi_L )</td>
<td>-49</td>
<td>+90</td>
</tr>
<tr>
<td>( \pi_T )</td>
<td>-16</td>
<td>-46</td>
</tr>
<tr>
<td>( \pi_{out} )</td>
<td>+87</td>
<td>-44</td>
</tr>
</tbody>
</table>

However, for short channel transistors, the experimental \( V_{Dsat} \) is smaller than that predicted by equation (3) (Taur et al., 1993). Using the concept of velocity saturation, (Suzuki & Usuki, 2004) proposed an equation for \( V_{Dsat} \) that can account for the disparity between the experimental \( V_{DS} \) and the \( V_{Dsat} \) that is predicted by equation (3).

\[
V_{Dsat} = \frac{V_{GS} - V_{th,sat}}{0.5 + 0.25 \left( \frac{\mu_{eff} (V_{GS} - V_{th,sat})}{v_{sat} I_{eff}} \right)^{0.5}}
\]  

(6)

Since velocity overshoot occurs in the nanoscale transistor (Kim et al., 2008; Ruch, 1972), equation (6) needs to be modified. In the physics-based model for MOS transistors developed by (Hauser, 2005), \( v_{sat} \) is treated as a fitting parameter that can be increased to \( 2.06 \times 10^7 \) cm/s so as to fit the experimental \( I_{ds} \) versus \( V_{DS} \) characteristics of the nanoscale NMOS transistor \( (L = 90 \text{ nm}) \). Although this approach is conceptually wrong, it serves as an easy way to avoid detailed discussion in velocity overshoot and quasi-ballistic transport. Hence, the resulting equation is as follows,
where $\mu_{\text{eff}}$ and $v_{\text{sat}}$ are functions of $L_{\text{eff}}$. To avoid confusion, we introduce another parameter called the effective saturation velocity ($v_{\text{sat,eff}}$). According to (Lau et al., 2008, b), $v_{\text{sat,eff}}$ is taken to be the average value of the carrier velocity ($v_{\text{eff}}$) when $V_{GS}$ is close to the power supply voltage ($V_{DD}$). When uniaxial tensile stress is applied, both $\mu_{\text{eff}}$ and $v_{\text{sat,eff}}$ of NMOS transistor will be increased. By replacing $v_{\text{sat}}(L_{\text{eff}})$ in equation (7) by $v_{\text{sat,eff}}(\mu_{\text{eff}}, L_{\text{eff}})$,

$$V_{\text{Dsat}} = \frac{V_{GS} - V_{\text{th,sat}}}{0.5 + \sqrt{0.25 + \frac{\mu_{\text{eff}}(L_{\text{eff}})}{v_{\text{sat,eff}}(L_{\text{eff}})} \frac{V_{GS} - V_{\text{th,sat}}}{L_{\text{eff}}}}}$$

(7)

For long channel MOS transistors, the large $L_{\text{eff}}$ will make the third term in the denominator of equation (8) negligible and thus $V_{\text{Dsat}} \approx (V_{GS} - V_{\text{th,sat}})$. For the short channel MOS transistors, the third term in the denominator of equation (8) must be considered and thus $V_{\text{Dsat}}$ is expected to be smaller than $(V_{GS} - V_{\text{th,sat}})$. According to conventional MOS transistor theory (Taur & Ning, 1998, a), $V_{\text{Dsat}}$ is given by $(V_{GS} - V_{\text{th,sat}})/m$ where the body effect coefficient ($m$) is typically between 1.1 and 1.4.

3. Does velocity saturation occur in the nanoscale MOS transistor?

For NMOS transistor, the electrons are accelerated by the lateral electric field ($E_{\text{lateral}}$) and thus the drift velocity ($v_{\text{drift}}$) increases. For (100) Si substrate, the optical phonon energy is bigger than 60 meV (Sah, 1991, a). When the kinetic energy of the electron exceeds 60 meV, the optical phonons are generated. However, the generation rate of optical phonon is very large and thus only a few electrons can have energy higher than 60 meV. An equilibrium is reached when the rate of energy gain from $E_{\text{lateral}}$ is equal to the rate of energy loss to phonon scattering. This corresponds to the maximum $v_{\text{drift}}$ that occurs at $E_{\text{lateral}}$ around $10^4$ V/cm. The maximum $v_{\text{drift}}$ is known as the velocity saturation ($v_{\text{sat}}$). Based on the Monte Carlo simulation by (Ruch, 1972), the distance over which $v_{\text{drift}}$ will overshoot the electron $v_{\text{sat}}$ is less than 100 nm but this transient in velocity will only last for 0.8 ps before reaching its equilibrium value of $10^7$ cm/s. According to (Mizuno, 2000), the amount of channel doping concentration ($N_{\text{d}}$) will determine if velocity overshoot can be observed in bulk MOS transistors. For NMOS transistor with $L = 80$ nm, velocity overshoot can occur if $N_{\text{d}} < 10^{17}$ cm$^{-3}$. For NMOS transistor with $L = 30$ nm, velocity overshoot can occur even if $N_{\text{d}} = 10^{18}$ cm$^{-3}$. This can be attributed to the effective channel length ($L_{\text{eff}}$), which is a function of both the mask gate length ($L$) and $N_{\text{d}}$. In fact, (Kim et al., 2008) has reported that the experimental findings of electron velocity overshoot in 36 nm bulk Si-based NMOS transistor at room temperature. Furthermore, the Monte Carlo simulation performed by (Miyata et al., 1993) show that electron velocity overshoot actually increases when the tensile stress is increased. This can account for the strain-induced $I_{\text{on}}$ enhancement in the nanoscale NMOS transistors (Yang et al., 2004; C-H. Chen et al., 2004; Yang et al., 2008). Hence, it is more likely that velocity overshoot occur in the nanoscale transistor rather than velocity saturation.
Here, we will like to point out another misconception about the occurrence of velocity saturation in the nanoscale MOS transistors. Based on the classical concept of velocity saturation, the saturation $I_{ds}$ of the short channel MOS transistor has a linear relationship with $V_{GS}$ (see equation 5), and thus the saturation $I_{ds}$ versus $V_{DS}$ characteristics is expected to have constant spacing for equal $V_{GS}$ step (Sze & Ng, 2007). On the other hand, the saturation $I_{ds}$ of the long channel MOS transistor is controlled by pinchoff (Hofstein & Heiman, 1963). Based on the constant mobility assumption, equation 4 predicts that the saturation $I_{ds}$ versus $V_{DS}$ characteristics is expected to have increasing spacing for equal $V_{GS}$ step (Sze & Ng, 2007). However, constant spacing for equal $V_{CS}$ step is often observed in the experimental $I_{ds}$ versus $V_{DS}$ characteristics of the long channel MOS transistor, as shown in Fig.3. This can be understood from the validity of the constant mobility assumption. Experimental data have shown that mobility is actually a function of $V_{GS}$ (Takagi et al., 1994). From Fig.7, $\mu_{eff}$ first increases with increasing $V_{GS}$ owing to Coulombic scattering and then decreases owing to phonon scattering and surface roughness scattering. To further investigate, we measured the $I_{ds}$ versus $V_{DS}$ characteristics and the $I_{ds}$ versus $V_{CS}$ characteristics of a long-channel NMOS transistor. Considering equal $V_{GS}$ step, we observed an increasing spacing for $1 \leq V_{GS} \leq 3$ V but constant spacing for $3 \leq V_{GS} \leq 5$ V in the saturation $I_{ds}$ versus $V_{DS}$ characteristics of the NMOS transistor (see Fig.8). Since the transconductance ($g_m$) is a measure of the low-field mobility ($\mu_{eff}$) (Schroder, 1998), the $g_m$ versus $V_{CS}$ characteristics is expected to have the same features as the mobility versus $V_{GS}$ characteristics. From Fig. 8(a), the drain current saturation of the NMOS transistor occurs at $V_{DS}$ around 3 V. With reference to Fig. 8(b), when $V_{DS} \neq 3$ V and $0 \leq V_{GS} \leq 3$ V, $g_m$ increases monotonically with increasing $V_{GS}$ owing to Coulombic scattering. When $V_{GS}$ is further increased to beyond 3 V, surface roughness scattering will start to dominate and then $g_m$ will decrease with increasing $V_{GS}$. Hence, for $1 \leq V_{GS} \leq 3$ V, the saturation $I_{ds}$ versus $V_{DS}$ characteristics is increasing spacing for equal $V_{GS}$ step. For $3 \leq V_{GS} \leq 5$ V, the saturation $I_{ds}$ versus $V_{DS}$ characteristics has constant spacing for equal $V_{GS}$ step. Since velocity saturation does not occur in long channel transistor, the constant spacing observed in the saturation $I_{ds}$ versus $V_{DS}$ characteristics at high $V_{CS}$ cannot be used as an indicator of the onset of velocity saturation.

![Fig. 7. Effects of the scattering mechanisms on the $\mu_{eff}$ versus $V_{GS}$ characteristics of MOS transistor.](www.intechopen.com)
Fig. 8. Constant spacing is observed in the saturation $I_{ds}$ versus $V_{DS}$ characteristics of a NMOS transistor ($L = 10 \ \mu m$, $W = 10 \ \mu m$, physical gate oxide thickness of 300 Å) for equal $V_{GS}$ step.

Here, it is interesting to note that it is common for the saturation $I_{ds}$ versus $V_{DS}$ characteristics of the zinc oxide thin-film transistors to have increasing spacing for equal $V_{GS}$ step (Cheong et al., 2009; Yaglioglu et al., 2005). The mobility of these materials (~ 10 to 20 cm$^2$/V.s) is only one tenth of the mobility of silicon (~ 100 to 300 cm$^2$/Vs). In Fig.9, which is modified from (Cheong et al., 2009), the drain current saturation occurs at $V_{DS}$ around 15 V. The increasing spacing observed in the saturation $I_{ds}$ versus $V_{DS}$ characteristics of the thin-

Fig. 9. Zinc oxide thin-film transistors with $L = 20 \ \mu m$ and $W = 40 \ \mu m$ (a) Increasing spacing observed in the experimental $I_{ds}$ versus $V_{DS}$ characteristics of, (b) Monotonically increasing $g_m$. Modified from (Cheong et al., 2009).
film transistor is related to the monotonically increasing $g_m$ with increasing $V_{GS}$. Next, we will study the dependency of the saturation $I_{ds}$ of the thin film transistor on $V_{GS}$. From Fig. 10, if $I_{ds}$ and $V_{GS}$ have linear dependency, $V_{th,sat}$ extracted by linear interpolation is around 17.5 V. If $I_{ds}$ and $V_{GS}$ have quadratic dependency, $V_{th,sat}$ extracted by extrapolating the linear portion of the $I_{ds}^{0.5}$ versus $V_{GS}$ plot is around 10 V. As seen in the $I_{ds}$ versus $V_{DS}$ characteristics of the thin-film transistor (see Fig.9), the transistor is in cutoff mode when $V_{GS} \leq 10$ V. Hence, it is more appropriate to say that $I_{ds}$ of thin-film transistor and $V_{GS}$ have quadratic dependency rather than linear dependency.

![Fig. 10. Relationship between $I_{ds}$ and $V_{GS}$ of the zinc oxide thin-film transistors ($L = 20 \mu m$ and $W = 40 \mu m$) (a) Linear dependency (b) Quadratic dependency. Modified from (Cheong et al., 2009).](image)

4. Newer theories on the saturation drain current equations of the nanoscale MOS transistor

According to (Natori, 2008), the type of carrier transport in the MOS transistor depends on the relative dimension between the gate length ($L$) and the mean free path ($\lambda$), as illustrated in Fig. 11. Qualitatively, $\lambda$ is the average distance covered by the channel carrier between the successive collisions. When $L$ is much bigger than $\lambda$, the channel carriers will experience diffusive transport. When $L$ is comparable to $\lambda$, the carriers undergo only a small number of scattering events from the source to the drain and thus the carriers will experience quasi-ballistic transport. Ballistic transport will only occur when $L < \lambda$. The experimentally extracted $\lambda$ is in the range of 10 nm for the nanoscale transistor (M-J. Chen et al., 2004; Barral et al., 2009). Hence, the state-of-the-art MOS transistor ($L \geq 32$ nm) is more likely to experience quasi-ballistic transport rather than ballistic transport. This section will discuss the main concepts of ballistic transport and then proceed to discuss about the existing quasi-ballistic theories. The emphasis of this section is to introduce a simplified equation for the saturation drain current of the nanoscale MOS transistor that is able to address quasi-ballistic transport while having electrical parameters that are obtainable from the standard
device measurements. Here, we will introduce two equations that can satisfy the above criteria (i) Based on the concept of the effective saturation velocity \(v_{\text{sat,eff}}\), which is a function of \(\mu_{\text{eff}}\) and temperature (Lau et al., 2008, b) and (ii) Based on the virtual source model (Khakifirooz et al., 2009).

Fig. 11. Types of carrier transport in MOS transistors, which is modified from Fig. 1 in (Natori, 2008). Note that \(\lambda\) is the mean free path of the carrier.

4.1 Ballistic transport
In vacuum, electrons will move under the influence of electric field according to Newton’s second law of motion,

\[ F = m_e a = -qE \]  

where \(F\), \(m_e\), \(a\), \(q\) and \(E\) are the resultant force acting on the electron, the electron mass, the acceleration of the electron, the electronic charge, and the electric field, respectively. Under such a situation, if the applied electric field is constant in both magnitude and direction, the electrons will accelerate in the direction opposite to that of the electric field. This type of transport is known as the ballistic transport. In the other words, if there is no obstacle to scatter the electrons, the electrons will experience ballistic transport (Heiblum & Eastman, 1987). Furthermore, (Bloch, 1928) postulated that the wave-particle duality of electron allows it to move without scattering in the densely packed atoms of a crystalline solid if (i) the crystal lattice is perfect and (ii) there is no lattice vibration. However, doping impurities such as boron, arsenic and phosphorus are added to the silicon crystal so as to tune the electrical parameters such as boron, arsenic and phosphorus are added to the silicon crystal so as to tune the electrical parameters such as the threshold voltage and the off-state current \((I_{\text{off}})\). These dopants will disrupt the periodic arrangement of the crystal lattice and thus results in collisions with the impurity ions and the crystalline defects. Moreover, the atoms in crystals are always in constant motion according to the Particle Theory of Matter. These thermal vibrations cause waves of compression and expansion to move through the crystal and thus scatter the electrons (Heiblum & Eastman, 1987). Therefore, achieving ballistic transport in Si-based MOS transistors is only an ideal situation (Natori, 2008).
4.2 Quasi-ballistic transport
Having established that thermionic emission from the source to the channel is still relevant in the state-of-the-art MOS transistor \( L \geq 32 \text{ nm} \) in Section 1, we will proceed to discuss the main concepts behind quasi-ballistic transport. (Lundstrom, 1997) derived an equation that relates the saturation \( I_{ds} \) of the nanoscale transistor to \( \mu_{\text{eff}} \) as follows,

\[
I_{ds} = \left[ \frac{C_{\text{ox}} W}{1 + \frac{1}{\nu_T} \frac{\mu_{\text{eff}}}{\varepsilon(0^\circ)} (V_{GS} - V_{\text{th,sat}})} \right]
\]

(10)

where the random thermal velocity of the carriers \( (\nu_T) \) does not depend on \( V_{GS} \). The only variable in the \( \nu_T \) equation is the temperature \( (T) \).

\[
\nu_T = \nu_T(T) = \sqrt{\left(\frac{2k_B T}{m_t}\right)/\left(\pi m_t\right)}
\]

(11)

where the transverse electron mass of silicon \( (m_t) \) is equal to 0.19 \( m_0 \), where the free electron mass \( (m_0) \) is equal to \( 9.11 \times 10^{-31} \text{ kg} \) (Singh, 1993). Using equation (11), \( \nu_T \) is approximately equal to \( 1.2 \times 10^7 \text{ cm/s} \) at temperature of \( 25 \text{ °C} \). \( k_B \) is the Boltzmann constant. \( T \) is the absolute temperature. \( \varepsilon(0^\circ) \) is defined as the average electric field within the length \( \ell \) where a \( k_B T / q \) potential drop occurs, as shown in Fig. 12 in (Lundstrom & Ren, 2002). Despite the lack of equation for \( \varepsilon(0^\circ) \) (Lundstrom, 1997; Lundstrom & Ren, 2002), Lundstrom has made an important contribution to relate the low-field mobility \( (\mu_{\text{eff}}) \) to \( I_{on} \) of the deep submicron MOS transistors, and thus his theory is able to account for the strain-induced enhancement in \( I_{on} \) (Yang et al., 2004; C-H. Chen et al., 2004; Yang et al. 2008; Wang et al., 2007). According to (Lundstrom, 1997), if a carrier backscatters beyond \( \ell \), it is likely to exit from the drain and is unlikely to return back to the source (see Fig. 12). For NMOS transistor, \( \ell \) is the distance between the top of the conduction band edge and the point along the channel where channel potential drops by \( k_B T / q \).

![Fig. 12. Definition of the critical length (\( \ell \)) for NMOS transistor. \( \ell \) is defined to be the distance between the top of the conduction band edge and the point along the channel where channel potential drops by \( k_B T / q \). Beyond \( \ell \), the carriers are unlikely to return to the source.](www.intechopen.com)
By inspection of equations (10) and (11), a loop-hole can be found in Lundstrom’s 1997 theory. If equations (10) and (11) are correct, MOS transistors will function very poorly when the temperature is lowered from room temperature to very low temperature such as liquid helium temperature. However, there are numerous reports that MOS transistors and CMOS integrated circuits can function quite well at the liquid helium temperature (Chou et al., 1985; Ghibaudo & Balestra, 1997; Yoshikawa et al., 2005). Hence, there is a need to modify Lundstrom’s 1997 theory. Indeed, (Lundstrom & Ren, 2002) made an attempt to incorporate Natori’s 1994 theory into their theory. However, the resulting theory is very much not similar to equation (10) and has not been compared with real device performance. Based on equation (24) in (Natori, 1994), the saturation drain current of the nanoscale MOS transistor is as follows,

\[
I_{ds} = \frac{8hW[C_{ox}(V_{GS} - V_{th,sat})]^{3/2}}{3m_{v}\sqrt{2\pi M_{v}V_{t}}} \tag{12a}
\]

where \(h\) is the reduced Planck’s constant. \(M_{v}\) is the product of the lowest valley degeneracy and the reciprocal of the fraction of the carrier population in the lowest energy level. For a NMOS transistor that is fabricated on (100) Si substrate, the fraction of the carrier population at the strong inversion is around 0.8 at 77 K but it decreases to around 0.4 at 300 K (Stern, 1972). In the other words, \(M_{v}\) is a function of temperature (\(T\)). Rearranging equation (12a) results in,

\[
I_{ds} = \left[ \frac{C_{ox}W}{v_{inj}(V_{GS,T})} \right] (V_{GS} - V_{th,sat}) \tag{12b}
\]

where the injection velocity (\(v_{inj}\)) is given by (Natori, 1994).

\[
v_{inj}(V_{GS,T}) = \frac{8h\sqrt{C_{ox}(V_{GS} - V_{th,sat})}}{3m_{v}\sqrt{2\pi M_{v}(T)}} \tag{12c}
\]

With reference to Fig.8 in (Natori, 1994), \(v_{inj}\) increases with increasing temperature (\(T\)) and increasing \(V_{GS}\). If Natori’s theory is true, \(v_{inj}\) can be very high even though the temperature is very low. We propose that this feature of Natori’s 1994 theory can be used to cover the shortcomings of Lundstrom’s 1997 theory. However, there are some aspects of Natori’s 1994 theory that contradict the experimental data. From Fig. 8 in (Natori, 1994), his theory, which disregards the channel scattering, predicted that the saturation \(I_{ds}\) of the nanoscale NMOS transistor will increase when temperature increases. However, this is contradictory to the experimental data. Fig. 13 shows that the experimental \(I_{ds}\) of a NMOS transistor (\(L=60\) nm) actually decreases when temperature increases. This can be explained by the increase in channel scattering when temperature increases (Takagi et al., 1994; Kondo & Tanimoto, 2001; Mazzoni et al., 1999). Moreover, equation (12b) cannot account for the strain-induced enhancement in \(I_{on}\) (Yang et al., 2004; C-H. Chen et al, 2004; Yang et al., 2008; Wang et al., 2007). Hence, without the help of Lundstrom’s 1997 theory, Natori’s 1994 theory is contradictory to the experimental data.
In addition, Natori’s 1994 theory predicts that the saturation $I_{ds}$ of the nanoscale MOS transistors will follow a $(V_{GS} - V_{th,sat})^{3/2}$ relationship. Fig. 14a shows the saturation $I_{ds}^{2/3}$ versus $V_{GS}$ characteristics of a NMOS transistor ($L = 60$ nm). The threshold voltage extracted by the linear extrapolation is smaller than the threshold voltage of conduction. This shows that the saturation $I_{ds}$ of the nanoscale MOS transistors does not follow a $(V_{GS} - V_{th,sat})^{3/2}$ relationship. Fig. 14b shows the saturation $I_{ds}$ versus $V_{GS}$ characteristics of the same NMOS transistor. In this case, the extracted threshold voltage is close to the threshold voltage of conduction. Hence, the saturation $I_{ds}$ of nanoscale transistors is more likely to follow a $(V_{GS} - V_{th,sat})$ relationship.

![Image](https://www.intechopen.com)

**Fig. 13.** Effects of temperature on the saturation $I_{ds}$ versus $V_{GS}$ characteristics of a NMOS transistor ($L = 60$ nm, $W = 5$ μm).

![Image](https://www.intechopen.com)

**Fig. 14.** As opposed to Natori’s 1994 theory, the saturation $I_{ds}$ of the short channel NMOS transistor does not follow a $(V_{GS} - V_{th,sat})^{3/2}$ relationship.
4.3 New equation that unifies Natori’s 1994 theory and Lundstrom’s 1997 theory

We propose a simplified equation that can unify both Natori’s 1994 theory and Lundstrom’s 1997 theory, as follows (Lau et al., 2008, b),

\[
I_{ds} = \frac{C_{ox} W}{v_1(V_{GS}, T) + v_1(V_{GS}, T')} \left( V_{GS} - V_{th, sat} \right) \tag{13}
\]

where

\[
v_1(V_{GS}, T) = v_{inj}(V_{GS}, T) \tag{14}
\]

\[
v_2(V_{GS}, T) = \mu_{eff}(V_{GS}, T) e(0^+) \tag{15}
\]

(Lundstrom, 1997) proposed that \( v_1 \) is equal to \( v_{inj} \) that is only dependent on \( T \), as shown in equation (11). On the other hand, our theory proposed that \( v_1 \) is a function of both \( V_{GS} \) and \( T \), and \( v_1 \) can be higher than \( v_{inj} \) given by equation (11). (Natori, 1994) proposed that \( v_1 \) is equal to \( v_{inj} \) which is a function of both \( V_{GS} \) and \( T \). Recently, (Natori et al., 2003; Natori et al., 2005) simulated the \( v_{inj} \) characteristics using the multi-subband model (MSM). In weak inversion, \( v_{inj} \) is almost independent of \( V_{GS} \) and is approximately equal to \( 1.2 \times 10^7 \) cm/s, which is equal to \( v_T \). In strong inversion, \( v_{inj} \) will increase due to carrier degeneration but is confined within a narrow range from \( 1.2 \times 10^7 \) cm/s to \( 1.6 \times 10^7 \) cm/s.

Here, we would like to highlight that both Lundstrom’s 1997 theory and Natori’s 1994 theory did not consider the series resistance \( R_{sd} \). Although the conduction band edge \( E_c \) profile in the n-channel will be the same with or without \( R_{sd} \) (Martinie et al., 2008), the \( E_c \) within S/D regions will be different when the effects of \( R_{sd} \) is considered. If the effects of \( R_{sd} \) are disregarded, \( E_c \) within S/D regions will appear as a horizontal line, as illustrated in Fig. 12. However, the presence of \( R_{sd} \) will cause a potential drop in the S/D regions, resulting in a built-in electric field within the S/D regions (see Fig. 15). This electric field in the source region will accelerate the electrons. Since scattering decreases when temperature decreases (Takagi et al., 1994; Kondo & Tanimoto, 2001; Mazzoni et al., 1999), one would expect that there will be minimal scattering in the source when the temperature is very low. Hence, the presence of \( R_{sd} \) will allow the electrons to attain higher energy prior to thermionic emission into the channel. According to (M-J. Chen et al., 2004), the source series resistance \( R_s \) is about \( 75 \) nΩ. If the drain current \( I_{ds} \) is about \( 800 \) μA/μm, the voltage drop due to \( R_s \) is about \( 800 \) μA/μm x \( 75 \) nΩ = \( 60 \) mV. (Note that the thermal voltage, \( k_B T/q \) is approximately \( 26 \) meV at room temperature.) We proposed that the electrons are “heated” up by the \( 60 \) meV energy due to \( R_{sd} \) and thus their velocities can be significantly larger than \( 1.2 \times 10^7 \) cm/s (as predicted by equation 12c). Moreover, this extra energy is expected to increase with increasing \( V_{GS} \) because higher \( V_{GS} \) implies a bigger \( I_{ds} \). With this extra energy from electron heating in the \( R_{sd} \) region, the carriers can overcome the potential barrier at the liquid nitrogen temperature despite not being able to gain energy from the surrounding. The significance of \( v_2 \) term is that it establishes a link between \( I_{on} \) and \( \mu_{eff} \). This provides a better compatibility between theory and \( I_{on} \) enhancement in the nanoscale transistors by various stress engineering techniques (Yang et al., 2004; C-H. Chen et al., 2004; Yang et al.,...
2008; Wang et al., 2007). However, there is no \( v_2 \) term in Natori’s 1994 theory, as shown in equation (12b). Nevertheless, \( v_2 \) is covered by Lundstrom’s 1997 theory, as shown in equation (10). Hence, we incorporate \( v_2 \) in Lundstrom’s 1997 theory into equation (13).

Another loop-hole in Lundstrom’s 1997 theory is that there is no equation for \( \varepsilon(0^+) \). From Fig. 9 in (M.-J. Chen et al., 2004), the slope of the near-source channel conduction band increases when \( V_{GS} \) increases. In the other words, the electric field near the top of potential barrier, \( \varepsilon(0^+) \) increases with increasing \( V_{GS} \). Hence, we deduce that \( \varepsilon(0^+) \) is a function of both \( V_{CS} \) and \( V_{DS} \) such that \( \varepsilon(0^+, V_{GS}, V_{DS} = V_{DSS}) \) is approximately equal to \( \varepsilon(0^+, V_{CS}, V_{DS} = V_{DSS}) \). Note that \( V_{DD} \) is the power supply voltage. This is consistent with Fig. 5 in (Fuchs et al., 2005). Therefore, we propose that \( \varepsilon(0^+) \) can be expressed as follows,

\[
\varepsilon(0^+) = \frac{\alpha_1 V_{DSS}}{L_{eff}}
\]

where the correction factor (\( \alpha_1 \)) is smaller than 1. Based on the conventional MOS transistor theory (Taur & Ning, 1998, a), \( V_{DSS} \) is given by \( (V_{GS} - V_{th,sat})/m \) where \( 1.1 \leq m \leq 1.4 \).

Furthermore, (Suzuki & Usuki, 2004) proposed a drain current model that shows that \( V_{DSS} \) is smaller than \( (V_{GS} - V_{th,sat})/m \) for the short-channel MOS transistors. This shows that the relationship of \( V_{DSS} = (V_{GS} - V_{th,sat})/m \) is still reasonably correct for very short MOS transistors. Therefore, \( \varepsilon(0^+) \) can also be expressed by,

\[
\varepsilon(0^+) = \frac{\alpha_2 (V_{GS} - V_{th,sat})}{L_{eff}}
\]

where the correction factor (\( \alpha_2 \)) is smaller than 1. The value of \( \alpha_2 \) can be estimated from the effective carrier velocity (\( v_{eff} \)) versus \( V_{GS} \) characteristics and the \( \mu_{eff} \) versus \( V_{GS} \) characteristics. Using the saturated transconductance method suggested by (Lochtefeld et al., 2002), \( v_{eff} \) was extracted as a function of \( V_{GS} \) as shown in Fig.16 (a). For the contact etch stop layer (CESL) with a tensile stress of 1.2 GPa, \( v_{sat,eff} \) of the NMOS transistor (\( L = 60 \) nm) was \( 7.3 \times 10^6 \) cm/s. Using the constant current method with reference current, \( I_{ref} \)

www.intechopen.com
$0.1 \mu A(W/L)$, the extracted $V_{th,sat}$ was about 0.3 V. Next, $L_{eff}$, which is extracted using the method proposed by (Guo et al., 1994), was about 0.030 $\mu$m. Substituting $L_{eff} = 3 \times 10^{-6}$ cm, $V_{GS} = 1.2$ V, $V_{th,sat} = 0.3$ V into equation (16b),

$$
\varepsilon(0^+) = 3 \times 10^5 \alpha_2 \quad \text{(in units of V/cm)}
$$

(16c)

Re-arranging $v_{sat,eff} = \mu_{eff} \varepsilon(0^+)$,

$$
\varepsilon(0^+) = \frac{v_{sat,eff}}{\mu_{eff}}
$$

(16d)

Next, $\mu_{eff}$ is extracted as a function of $V_{GS}$ using a method described by (Schroder, 1998). From Fig. 16(b), when $V_{GS}$ is 1.2 V, $\mu_{eff}$ was about 85 cm$^2$V$^{-1}$s$^{-1}$ at. Substituting $v_{sat,eff} = 7.3 \times 10^6$ cm/s and $\mu_{eff} = 85$ cm$^2$V$^{-1}$s$^{-1}$ into equation (16d),

$$
\varepsilon(0^+) = \frac{v_{sat,eff}}{\mu_{eff}} = \frac{7.3 \times 10^6}{85} = 8.588 \times 10^4 \text{ V/cm}
$$

(16e)

According to (Lee et al., 2009), $\varepsilon(0^+)$ of a PMOS transistor ($L = 50$ nm) is between $8 \times 10^4$ V/cm and $3 \times 10^5$ V/cm for various gate overdrives. By solving equations (16c) and (16e), $\alpha_2$ is around 0.29. Note that $\alpha_2$ is 0.5 for the conventional MOS transistor theory (Taur & Ning, 1998, a).

Fig. 16. Effects of uniaxial tensile stress on (a) the $v_{eff}$ versus $V_{GS}$ characteristics, (b) the $\mu_{eff}$ versus $V_{GS}$ characteristics of a NMOS transistor ($L = 60$ nm, $W = 0.12$ $\mu$m). Note $v_{sat,eff}$ is the average value of $v_{eff}$ when $V_{GS}$ is close to $V_{DD}$. The uniaxial tensile stress is induced by the contact etch stop layer (CESL). The film stress of the two CESL split are 0.7 GPa tensile stress and 1.2 GPa tensile stress.

Equation (13) is then modified by defining a new parameter called the effective carrier velocity ($v_{eff}$). The resulting equation is as follows (Yang et al., 2007; Lau et al., 2008, a; Lau et al., 2008, b),

$$
\varepsilon(0^+) = \frac{v_{sat,eff}}{\mu_{eff}}
$$
\[ I_{ds} = v_{\text{eff}}(\mu_{\text{eff}}, V_{GS}, T)W_{\text{ox}}(V_{GS} - V_{\text{th,sat}}) \]  
(17)

where \( v_{\text{eff}} \) is a function of \( \mu_{\text{eff}}, V_{GS}, \text{ and } T \) at a constant \( V_{DS} \) (see Fig.16a and Fig.17). Furthermore, \( v_{\text{eff}} \) is also related to \( v_{1} \) and \( v_{2} \), as follows,

\[ v_{\text{eff}}(\mu_{\text{eff}}, V_{GS}, T) = \left( \frac{1}{v_{1}(V_{GS}, T)} + \frac{1}{v_{2}(\mu_{\text{eff}}, V_{GS}, T)} \right)^{-1} \]  
(18)

When temperature decreases, \( v_{\text{inj}} \) decreases (Natori, 1994). Since \( v_{1} \) is related to \( v_{\text{inj}} \) (see equation 14), \( v_{1} \) is expected to decrease with decreasing temperature. On the other hand, mobilities due to Coulombic scattering, phonon scattering and surface roughness scattering will increase with decreasing temperature (Takagi et al., 1994; Kondo & Tanimoto, 2001; Mazzoni et al., 1999). As \( v_{2} \) is related to \( \mu_{\text{eff}} \) (see equation 15), we expect \( v_{2} \) to increase when temperature decreases. Fig. 17 shows that the experimental \( v_{\text{eff}} \) increases when temperature decreases, and hence \( v_{2} \) dominates over \( v_{1} \).

Fig. 17. The effect of temperature on \( v_{\text{sat,eff}} \). Note that \( v_{\text{sat,eff}} \) corresponds to the average value of \( v_{\text{eff}} \) when \( V_{GS} \) is close to \( V_{DD} \) (\( L = 60 \text{ nm}, W = 5 \mu \text{m}, V_{DS} = V_{DD} = 1.2 \text{ V} \)).

Another evidence to illustrate the importance of \( v_{2} \) over \( v_{1} \) is through their behavior with \( V_{GS} \). Fig.18 shows the behavior of \( v_{1}, v_{2}, v_{\text{eff}} \) with \( V_{GS} \). Since \( v_{1} \) is related to \( v_{\text{inj}} \), \( v_{1} \) is expected to increase when \( V_{GS} \) increases (Natori, 1994). On the other hand, \( v_{2} \) is related to \( \mu_{\text{eff}} \), as shown in equation (15). Hence, the \( v_{2} \) versus \( V_{GS} \) characteristics will tend to follow that of the \( \mu_{\text{eff}} \) versus \( V_{GS} \) characteristics (see Fig. 7). When \( V_{GS} \) is low, \( v_{2} \) is expected to increase with increasing \( V_{GS} \) owing to the screening of the Coulombic scattering centres. When \( V_{GS} \) is high, an increase in \( V_{GS} \) will decrease \( \mu_{\text{eff}} \) owing to the surface roughness scattering. From equation (15), \( v_{2} \) is the product of \( \mu_{\text{eff}} \) and \( \alpha(0^\circ) \). From equation (16b), \( \alpha(0^\circ) \) is expected to increase with increasing \( V_{GS} \). Hence, \( v_{2} \) is expected to approach a constant at high \( V_{GS} \) owing to the opposing effects of \( \mu_{\text{eff}} \) and \( \alpha(0^\circ) \).
Fig. 18. A schematic diagram showing the relationship of $v_1$, $v_2$ and $v_{\text{eff}}$ with $V_{GS}$.

Since $v_{\text{eff}}$ approaches a constant when $V_{GS}$ close to $V_{DD}$ (see Fig. 16a and Fig. 17), it is more appropriate to replace $v_{\text{eff}}$ in equation (17) can be replaced by $v_{\text{sat,eff}}$, resulting in (Yang et al., 2007; Lau et al., 2008,a; Lau et al., 2008,b),

$$I_{ds} = v_{\text{sat,eff}}(v_{\text{eff}}, T)WC_{ox,inv} \left(V_{GS} - V_{th,sat,IV} \right)$$  \hspace{1cm} (19)

where $v_{\text{sat,eff}}$ is the average value of $v_{\text{eff}}$ when $V_{GS}$ is close to $V_{DD}$. In Fig. 16(a), $v_{\text{sat,eff}}$ increases when tensile stress increases, and thus leads to $I_{on}$ enhancement in the short channel NMOS transistor. This shows that equation (19) is able to account for the strain-induced $I_{on}$ enhancement by various strain engineering techniques (Yang et al., 2004; C-H. Chen et al., 2004; Yang et al. 2008; Wang et al., 2007). As shown in Fig.17, $v_{\text{sat,eff}}$ increases when temperature decreases, resulting in a better $I_{on}$ performance at very low temperature. This shows that equation (19) is able to explain the $I_{on}$ enhancement at liquid helium temperature (Chou et al., 1985; Ghibaudo & Balestra, 1997; Yoshikawa et al., 2005).

Fig. 19. Extraction of $V_{th,sat,IV}$ from the saturation $I_{ds}$ versus $V_{GS}$ characteristics of a NMOS transistor ($L = 60$ nm, $W = 2$ $\mu$m, $V_{DS} = 1.2$ V).
Moreover, $V_{\text{th,sat}}$ in equation (17) needs to be replaced by $V_{\text{th,sat,IV}}$. As illustrated in Fig. 19, $V_{\text{th,sat,IV}}$ can be extracted from the saturation $I_{ds}$ versus $V_{GS}$ characteristics. First, a best-fit line is performed on the saturation $I_{ds}$ versus $V_{GS}$ characteristics when $V_{GS}$ is close to $V_{DD}$. For our transistors, $v_{eff}$ approaches a constant when $1 \text{ V} \leq V_{GS} \leq 1.2 \text{ V}$. $V_{\text{th,sat,IV}}$ can be found by the interception between the best-fit line and the $V_{GS}$ axis. In this example, $V_{\text{th,sat,IV}}$ was 0.603 V. For comparison, we extracted $V_{\text{th,sat}}$ using the Constant Current (CC) method with the reference drain current ($I_{\text{ref}}$) defined as $0.1 \mu A(W/L)$. The extracted $V_{\text{th,sat}}$ was 0.351 V, which is much smaller than $V_{\text{th,sat,IV}}$. Moreover, we also observed that $V_{\text{th,sat,IV}}$ is also bigger than the linear threshold voltage ($V_{\text{th,lin}}$). In Fig. 20(a), $V_{\text{th,lin}}$ extracted using CC method was 0.484 V. In Fig. 20(b), $V_{\text{th,lin}}$ extracted using maximum $g_m$ method was 0.557 V. We believe that $V_{\text{th,sat,IV}}$ is bigger than $V_{\text{th,lin}}$ and $V_{\text{th,sat}}$ because it accounts for the additional $V_{GS}$ that is required to produce electrons to screen the Coulombic scattering centres, as shown in Fig. 21. On the other hand, $V_{\text{th,lin}}$ and $V_{\text{th,sat}}$ indicate the onset of inversion. Furthermore, polysilicon depletion and quantum mechanical effects will make the gate oxide appears thicker, and thus $C_{\text{ox}}$ in equation (17) has to be replaced by $C_{\text{ox,inv}}$, which is the gate oxide capacitance per unit area at inversion.

4.4 Virtual source model for nanoscale transistors in saturation mode

(Khakifirooz et al., 2009) proposed a semi-empirical model for the saturation drain current of the nanoscale transistor. This model is based on the location of the “virtual source”, which is the top of the conduction band profile for NMOS transistor, as shown in Fig. 22. Based on the “charge-sheet approximation”, the saturation $I_{ds}$ of the nanoscale transistor can be described by the product of the local charge density and the carrier velocity, as follows (Khakifirooz & Antoniadis, 2008).

$$I_{ds} = WQ_{\text{deo}}v_{\text{xo}}$$

(20)

Fig. 20. Extraction of $V_{\text{th,lin}}$ of a NMOS transistor in the linear operation ($L = 60 \text{ nm}, W = 2 \mu m, V_{DS} = 0.05 \text{ V}$) (a) Using constant current method with $I_{\text{ref}} = 0.1 \mu A W/L$, $V_{\text{th,lin}} = 0.484 \text{ V}$, (b) Using maximum $g_m$ method ($V_{\text{th,lin}} = 0.582 - V_{DS}/2 = 0.557 \text{ V}$).
Fig. 21. $V_{th, sat, IV}$ includes a component to overcome the Coulombic scattering by “screening”.

The virtual source charge density ($Q_{xio}$) is given by (Khakifirooz et al., 2009),

$$Q_{xio} = C_{ox} \frac{k_B T}{q} \ln \left[ 1 + \exp \left( \frac{V_{GS} - L_{ds} R_s - V_{th, sat}}{m k_B T / q} \right) \right]$$  (21)

where $R_s$ is the source series resistance. The body-effect coefficient ($m$) can be expressed as (Taur & Ning, 1998,b),

$$m = 1 + \frac{\sqrt{\varepsilon_0 \varepsilon_{Si} q N_{ch}}}{C_{ox}} \left( \psi_B / (4 \psi_B) \right)$$  (22)

where $\varepsilon_0$ is the permittivity of free space. $\varepsilon_{Si}$ is the dielectric constant of silicon. $N_{ch}$ is the channel doping concentration. $\psi_B$ is the difference between the Fermi level in the channel region and the intrinsic Fermi level.

The virtual source velocity ($v_{x0}$) is the average velocity of the channel carriers at the potential barrier near the source.

$$v_{x0} = \frac{v}{1 - C_{ox} R_s W (1 + 2 \delta) v}$$  (23)

where $\delta$ is the drain-induced-barrier lowering (DIBL) with units of V/V. The carrier velocity can be extracted as follows,

$$v = \frac{I_{ds} / W}{C_{ox} (V_{GS} - V_{th, sat})}$$  (24)

According to (Khakifirooz et al., 2009), the above model has a reasonably good fit to the experimental $I_{ds}$ versus $V_{GS}$ characteristics and the experimental $I_{ds}$ versus $V_{DS}$ characteristics of nanoscale Si-based MOS transistors fabricated using poly-SiON gate stack as well as high-
K metal gate stack. The extracted $v_{xo}$ for NMOS transistor ($L = 35$ nm) is around $1.4 \times 10^7$ cm/s. Since $v_{sat}$ for electrons in silicon is $10^7$ cm/s (Norris & Gibbons, 1967), this shows that velocity saturation does not occur in the nanoscale Si-based MOS transistor.

Fig. 22. Illustration of the virtual source point ($x_0$) in a NMOS transistor. The carrier charge density ($Q_{ixo}$) and the virtual velocity ($v_{xo}$) are defined at the top of the conduction band profile along the channel direction. $R_s$ is the source series resistance. $R_D$ is the drain series resistance.

5. Apparent velocity saturation in the nanoscale MOS transistor

Fig. 23 shows the maximum $\mu_{eff}$ versus $L$ characteristics and the $v_{sat, eff}$ versus $L$ characteristics of a bulk NMOS transistor. $\mu_{eff}$ is extracted from the linear $I_{ds}$ versus $V_{GS}$ characteristics (Schroder, 1998). $v_{eff}$ is extracted using the saturation transconductance method (Lochtefeld et al., 2002). $R_{sd}$ correction to $v_{eff}$ has to be done as described by (Chou & Antoniadis, 1987). $R_{sd}$ is extracted using a modified version of the method according to (Chern et al., 1980). Note that $v_{sat, eff}$ is the average value of $v_{eff}$ when $V_{GS}$ is close to $V_{DD}$. By taking the maximum $\mu_{eff}$ to be independent of the gate length, $v_{sat, eff} = constant \times L_{eff}^{-1}$, based on equation (16b) and equation (16d). However, the experimental $v_{sat, eff} = constant \times L_{eff}^{-\beta}$ where $\beta$ is less than 1 despite the uncertainty in $R_{sd}$ measurements (see Fig. 24). This indicates that the carrier velocity tends to saturate when $L$ decreases (see Fig. 23b).

Since the relationship between the carrier velocity and the low-field mobility is well-established (Khakifirooz & Antoniadis, 2006), we can have a better understanding of the apparent velocity saturation in the nanoscale MOS transistors by looking at the mobility. A strong reduction of mobility is typically observed in the silicon-based MOS transistors when the gate length is scaled (Romanjek et al., 2004; Cros et al., 2006; Cassé et al., 2009; Huet et al., 2008; Fischetti & Laux, 2001). The reason of this degradation is still not clearly understood. It is first attributed to the halo implants as its contribution to the channel doping concentration increases with decreasing gate length (Romanjek et al., 2004). However, this mobility degradation is also observed in the undoped double gate MOS
Fig. 23. Effects of scaling on bulk NMOS transistors ($W = 1 \mu m$) (a) the $\mu_{eff}$ versus $L$ characteristics, (b) the $v_{sat,\text{eff}}$ versus $L$ characteristics. Note that $v_{sat,\text{eff}}$ increases with increasing $\mu_{eff}$. $R_{sd} = 0 \Omega \cdot \mu m$ refers to the case where $R_{sd}$ correction is not performed.

Fig. 24. Validity of $v_{sat,\text{eff}} = \text{constant} \times L_{\text{eff}}^{-\beta}$ where $\beta$ is less than 1 despite the uncertainty in $R_{sd}$ measurements. Note that $\log v_{sat,\text{eff}} = -\beta \log L_{\text{eff}} + \log \text{constant}$.

transistors (Cros et al., 2006) and the undoped fully-depleted silicon-on-insulator (FD-SOI) MOS transistors (Cassé et al., 2009). This indicates that the halo implant is not the dominant factor involved in the degradation. Another limiting transport mechanism expected to be non-negligible in the short-channel MOS transistor is the presence of crystalline defects induced by S/D extension implants (Cros et al., 2006). Furthermore, Monte Carlo studies shows that ballistic transport has significant impact on the mobility degradation (Huet et al., 2008). Another explanation is that the increase in the long-range Coulombic scattering interactions between the high-density electron gases in the S/D regions and the channel electrons for very short channel MOS transistors (Fischetti & Laux, 2001). In an attempt to clarify the mobility degradation mechanism, (Cassé et al., 2009) used the differential

www.intechopen.com
magnetoresistance technique for mobility extraction to eliminate the effects of series resistance ($R_{sd}$) and the ballistics introduced by $L$-independent resistance. However, strong mobility degradation is still observed in the undoped FD-SOI MOS transistors ($L < 100$ nm) at 20 K and thus the mobility degradation is likely to be caused by (i) the long-range Coulombic scattering interactions between the electron gases in the S/D regions and the channel electrons, (ii) the charged defects at the S/D regions, and (iii) the neutral defects at the S/D regions (Cassé et al., 2009). The apparent saturation of carrier velocity when $L$ decreases can be understood as follows. As discussed in section 4.3, the effects of $v_2$ dominate over the effects of $v_1$ such as $v_{sat} \approx v_2$. From equation (15), $v_2$ is the product of $\mu_{eff}$ and $\epsilon(0^+)$. From equation (16b), $\epsilon(0^+)$ increases when $L_{eff}$ decreases. In short, when $L$ decreases, $\mu_{eff}$ decreases but $\epsilon(0^+)$ increases. Hence, $v_{sat}$ is expected to approach a constant when $L$ decreases. Since $v_{sat,eff}$ is the average value of $v_{sat}$ when $V_{GS}$ is close to $V_{DD}$, $v_{sat,eff}$ is expected to approach a constant when $L$ decreases. This is probably why (Hauser, 2005) is able to use the velocity saturation model (see equation 5) to fit the experimental $I_D$ versus $V_{GS}$ characteristics of the nanoscale NMOS transistor ($L = 90$ nm). Note that Hauser used $v_{sat}$ as a fitting parameter. In his physics-based model, $v_{sat}$ is taken to be $2.06 \times 10^7$ cm/s rather than $1 \times 10^7$ cm/s (saturation velocity of electrons in silicon at room temperature). Therefore, the physics behind the apparent saturation of the carrier velocity is different from that of velocity saturation (the rate of energy gain from the lateral electric field is equal to the rate of energy loss to the surroundings by phonon scattering).

6. Drain current saturation mechanism of the nanoscale MOS transistors

As mentioned in section 2, the two well-known mechanisms for drain current saturation in MOS transistors are pinch off and velocity saturation. However, we have shown that velocity saturation is unlikely to occur in the nanoscale MOS transistors. In addition, (Kim et al., 2008) reported that the experimental observation of velocity overshoot in the nanoscale bulk NMOS transistor ($L = 36$ nm) at room temperature. In section 5, we have unveiled that the apparent velocity saturation that occurs during scaling is caused by (i) the long-range Coulombic scattering interactions between the electron gases in the S/D regions and the channel electrons, (ii) the charged defects at the S/D regions and (iii) the neutral defects at the S/D regions (Cassé et al. 2009). Since velocity saturation involves the tradeoff between the rate of energy gain from lateral electric field and the rate of energy loss to the surroundings by phonon scattering, we believe that velocity saturation does not occur in the nanoscale transistors. Hence, it is possible that the drain current saturation mechanism in nanoscale MOS transistor is caused by pinch off rather than velocity saturation. In fact, several groups of researchers have developed compact models for the pinch-off region of the nanoscale MOS transistors (Navarro et al., 2005; Weidemann et al., 2007). For $V_{DD} = 1$ V, the pinch-off point is less than 10 nm from the drain side (Navarro et al., 2005). This shows that the pinch-off point will always remain within the channel even though this point tends to shift towards the source side with increasing $V_{DS}$. Our previous work gives the experimental evidence that the drain current saturation in the nanoscale NMOS transistor is caused by pinchoff (Lau et al., 2009). By simply changing the polarity of the drain bias ($V_D$), it is possible to create a situation whereby pinchoff is unlikely to occur. As shown in Fig. 25, the normal biasing involves the application of a positive $V_D$ to the drain terminal of a NMOS transistor. On the other hand, the unusual biasing involves
the application of a negative $V_D$ to the drain terminal of a NMOS transistor. The most obvious implication of such biasing is the direction of the electron flow. For the normal biasing condition, the electrons are injected from source terminal to drain terminal. For the unusual biasing condition, the electrons are injected from drain terminal to source terminal. In the other words, the effective source terminal for the unusual biasing is actually the drain terminal. To avoid confusion, we define $V_{GS^*}$ as the potential difference between the gate terminal and the terminal that injects electrons into the channel. $V_{DS^*}$ is the potential difference between the source terminal and drain terminal. From equation (8), the condition for pinchoff to occur is as follows,

$$V_{DS^*} \geq \frac{V_{GS^*} - V_{th,sat}}{m}$$ \hspace{1cm} (25)

where $m$ is between 1.1 and 1.4 (Taur & Ning, 1998,a). For our NMOS transistors, $V_{DD}$ is 1.2 V. Under the normal biasing, $V_{GS^*}$ is 1.2 V and $V_{DS^*}$ is 1.2 V (see Fig. 25a). Under the unusual biasing, $V_{GS^*}$ is 2.4 V and $V_{DS^*}$ is 1.2 V (see Fig. 25b). Hence, normal biasing will be able to satisfy the condition for pinchoff and thus pinchoff can occur. However, the condition for pinchoff cannot be satisfied under the unusual biasing because $V_{GS^*}$ is much bigger than $V_{DS^*}$. From Fig.26, the nanoscale NMOS transistor ($L = 45$ nm) used in our study does not suffer from punchthrough. Note that negative $V_D$ will forward bias the p-well-to-n+ drain junction. To minimize the amount of forward biased p-n junction current in NMOS transistor under the unusual biasing, we limited the $V_D$ to be -0.4 V (see Fig. 27). As shown

![Diagram](https://via.placeholder.com/150)

**Fig. 25.** Biasing conditions of the NMOS transistor (a) Under the normal biasing, a positive $V_D$ of 1.2 V is applied to the drain terminal. The p-well-to-n+ drain junction is reversed biased. (b) Under the unusual biasing condition, a negative $V_D$ of -1.2 V is applied to the drain terminal. The p-well-to-n+ drain junction is forward biased.
The Evolution of Theory on Drain Current Saturation Mechanism of MOSFETs from the Early Days to the Present Day

Fig. 26. The $I_{ds}$ versus $V_{GS}$ characteristics of the nanoscale NMOS transistor ($L = 45$ nm, $W = 2 \mu m$).

Fig. 27. Selection of the unusual $V_D$ biasing condition for NMOS transistor.

In Fig. 28, the application of $V_D = -0.4$ V to the NMOS transistor will shift the $I_{ds}$ versus $V_{GS}$ characteristics towards the left. If drain current saturation mechanism is caused by velocity saturation, we will expect drain current saturation to occur in both normal $V_D$ biasing and unusual $V_D$ biasing. If drain current saturation mechanism is caused by pinchoff, we will expect drain current saturation to occur in the normal $V_D$ biasing but not in the unusual $V_D$ biasing. Fig. 29 shows that there is no obvious current saturation in the experimental $I_{ds}$ versus $V_{DS}$ characteristics of the NMOS transistor under the unusual biasing (negative $V_D$).
Fig. 28. Effects of the negative $V_D$ on $I_{ds}$ versus $V_{GS}$ characteristics of NMOS transistor.

Fig. 29. The $I_{ds}$ versus $V_{DS}$ characteristics of a bulk NMOS transistor ($L = 45$ nm, $W = 2$ μm) (a) Normal $V_D$ biasing (positive $V_D$), (b) Unusual $V_D$ biasing (negative $V_D$).

7. References


Bloch, F. (1928). Über die Quantenmechanik der Elektronen in Kristallgittern. *Zeitschrift fur Physik*, Vol. 52, No. 7-8, pp. 555-600. (Note: This paper was in German. The title after translation into English is “Quantum mechanics of electrons in crystal lattices”.)


www.intechopen.com


The Evolution of Theory on Drain Current Saturation Mechanism of MOSFETs from the Early Days to the Present Day


www.intechopen.com
The evolution of solid-state circuit technology has a long history within a relatively short period of time. This technology has led to the modern information society that connects us and tools, a large market, and many types of products and applications. The solid-state circuit technology continuously evolves via breakthroughs and improvements every year. This book is devoted to review and present novel approaches for some of the main issues involved in this exciting and vigorous technology. The book is composed of 22 chapters, written by authors coming from 30 different institutions located in 12 different countries throughout the Americas, Asia and Europe. Thus, reflecting the wide international contribution to the book. The broad range of subjects presented in the book offers a general overview of the main issues in modern solid-state circuit technology. Furthermore, the book offers an in depth analysis on specific subjects for specialists. We believe the book is of great scientific and educational value for many readers. I am profoundly indebted to the support provided by all of those involved in the work. First and foremost I would like to acknowledge and thank the authors who worked hard and generously agreed to share their results and knowledge. Second I would like to express my gratitude to the Intech team that invited me to edit the book and give me their full support and a fruitful experience while working together to combine this book.

How to reference

In order to correctly reference this scholarly work, feel free to copy and paste the following:
